Abstract
This paper proposes a new implementation method which can achieve DPWM with time resolution under 100ps. Utilizing the carry flag delay time, a high resolution DPWM can be achieved by low cost FPGA. The proposed DPWM method is, in principle, intended for FPGA implementation, but it can achieve high time resolution DPWMS and can be implemented in low cost FPGA. Linearity was manually optimized using the presented technique which reduces the non-linearity error. The proposed DPWM with 15-bit and 70-80ps resolution with a switching frequency of 1 MHz has been successfully implemented on a low-cost Atera Cyclone-II series FPGA.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
