Abstract
A good FPGA based Gaussian Random Number Generator has to be reconfigurable for different applications,while running fast and acquiring a high throughput per slice.In this paper,a hardware structure of the Transform Module is proposed.The configuration process and principle of the period and output bit-width of uniform random numbers are introduced.For the generation of Gaussian random numbers,methods for bit-width optimization of the fixed point operands are introduced in details.Implementation results on Xilinx Vertex 5 FPGA show that the proposed hardware design could acquire a frequency as high as 491 MHz,while the corresponding throughput is 9.82×108samples/second and the throughput per slice is 2.085×106samples/second/slice.DIEHARD test suit,χ 2 and K-S method are used to test the quality of the generated random numbers here.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
