Abstract
This paper reports the fabrication of flexible thin inkjet printed logic gates using single-walled carbon nanotube field effect transistors (SWCNT-FET). PMOS transistors were made with SWCNT and optimized for better performance in the logic gates. Fabrication of gated on flexible substrate was reported and design concerns were studied as a crucial factor in the optimization of PMOS gate logics. The circuits included Inverters, AND logic, and OR logic. The logic gate performance was compatible to the circuit simulation observed by transistor models. Propagation delay of the gates was low enough to perform up to 10 kHz of clock rate in the circuits. These new logic gates have applications in biomedical interfacing and wearable electronics.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
