Abstract
In binary digital transmission, a bit error rate (BER) is the most important evaluation standard. But actual transmission line does not give any bit error rate, because a bit error occurs by existence of analog noise power. If these noisy communication channel which shows a certain random and burst bit error rate, called a transmission line simulator, can be constructed artificially, it is very useful for evaluation of data transmission quality. This paper proposes the theoretical design method of transmission line simulator using a combination of the maximum length sequence generator and binary counter circuits or two maximum length sequence generators. The feature of this proposed systems is that an average bit error rate is controlled by changing the length of shift register. The fundamental concept and its characteristics are described.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: IEEJ Transactions on Electronics, Information and Systems
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
