Abstract
In this paper, we apply to the router design, the Multi Protocol Label Switching (MPLS) paradigm, which integrates layer-3 routing with layer-2 switching. We propose per-flow queueing in access routers and VC merging in core routers. The contributions of this paper are to demonstrate that ATM's per-VC queueing architecture is instrumental to both per-flow queueing and VC merging, and to study the impact of VC merging on the buffer requirement. Results indicate that buffer requirement of VC merging can be excessive when compared to non-VC merging. This is in contrast to previous findings [14] [I. Widjaja, A. Elwalid, Performance issues in VC-merge capable switches for IP over ATM networks, Proceedings of the IEEE INFOCOM-98, San Francisco, CA, 1998, pp. 372–380], and it has important implications for designing core routers when MPLS is used. We propose two schemes to significantly reduce the buffer requirement in MPLS core routers.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
