Abstract

Filters are a critical component of every high-speed data communications system. Die area, power consumption, and RFIC integration are primary concerns for filter designers. The authors of this article have designed and fabricated a low-power analog filter with greatly reduced die area compared to passive delay lines. This transversal filter design has been realized in 47-GHz SiGe process technology.

Full Text
Published version (Free)

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call