Design 2. 4 GHz 130nm CMOS Low Noise Amplifier Design for Wireless Network

Abstract

A low noise amplifier is one of the most commonly used components in analog and digital circuit designs. Low voltage, low power and low noise amplifier design has become an increasingly interesting subject as many applications switch to portable battery powered operations. An amplifier is linear electronic circuits that may used amplify an input signal and provide an output signal that is a magnified replica of the input signal. The need for design techniques to allow amplifiers to maintain an acceptable level of performance when the supply voltages are decreased is immense for maintain high gain and as low as possible noise. Popular LNA topologies are the inductive source degeneration common-source low noise amplifier. The common source low noise amplifier is commonly used for narrow-band applications due to its ease of input matching, high gain and low noise. Using this method, overall gain can be increased and the noise figure of the low noise amplifier can be decreased.. This work we presents a design of a low noise CMOS amplifier realized in a standard 130 nm CMOS technology with 1.3V supply voltage and consumes power less than 200uW with 18dB on given frequency range also have good input and output matching.