Abstract

We report depletion and enhancement mode InP high electron mobility transistors (HEMTs) fabricated using CH/sub 4//H/sub 2/ selective dry etch gate recess process. Under the etching conditions developed, the process has a In/sub 0.7/Ga/sub 0.3/As to In/sub 0.52/Al/sub 0.48/As selectivity of 130. The dc threshold voltages of the devices fabricated in this way increase from -1.3 V to 0.1 V as a function of dry etch time, with an extrinsic transconductance of 520 mS/mm in the depletion mode and 800 mS/mm in enhancement mode. The devices exhibit an extrapolated cut-off frequencies of 150 GHz. This work demonstrates the potential of the use of dry etching as a gate recess technology for the future development of high frequency InP-based circuits.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.