Abstract
For self-aligned bipolar technologies the sidewall region under the residual spacer, which is very much influenced by the spacer geometry, is a key feature. We have investigated the effect of the spacer geometry on the transistor performance, especially on the current gain β. The spacer geometry is arranged by varying its width separating the n + and p + lateral diffusions and by varying its depth penetrating into the monocrystalline silicon. It has been found that these two variations do not cause the same effect on β. Although the increase of both the spacer isolation depth and width causes an increase in β, β has an enhanced dependence on the spacer depth. This latter finding sets a limitation on the maximum spacer depth for the high performance bipolar transistors. A 2-D simulation is performed to demonstrate these effects.
Published Version
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.