Abstract

Switched-capacitor techniques are presented which compensate for noise and finite-gain limitation in second-order DSMs (delta-sigma modulators). Hand analysis and computer simulations show great promise for these new techniques, and preliminary tests conclusively show that the gain compensation is extremely promising, especially for low-power supply voltages. Test ICs containing the DSMs were fabricated in a 3- mu m digital CMOS process. Class AB op amps were used in the DSMs; a low-gain, higher-speed version was used in the gain-compensated circuit. Results from preliminary tests show that the delta-sigma modulators presented are functional, but design and modeling errors combined with widely varying process parameters severely limited the op amp performance, causing the op amp settling time to be much longer than expected. >

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.