Delay-Tolerant Wireless Networks on Chip: Preliminary Analysis and Results

Abstract

Delay Tolerant Networks (DTNs) are designed to be robust against delays and disruptions of any kind. Indeed, any failure in a set of DTN nodes can be mapped into a delay and thus, can be properly tolerated and counteracted. In general, DTN are applied to scenarios with relative long distances and link interruption between the nodes. In this work, we propose to study DTN operating on distances between nodes several orders of minor magnitude: a wireless DTN on a chip level. The term DTNOC is thus coined to describe DTN applied on a chip scale, where delays and time intervals are reduced accordingly the new application domain. This paper presents the main advantages and characteristics of DTNOCs while discussing up to which point DTNOCs inherit original DTN properties and functions. A preliminary case study is presented and analyzed. Obtained results encourages the future research and development of DTNOCs.