Decoupling Capacitor Estimation and Allocation using Optimization Techniques for Power Supply Noise Reduction in System-on-Chip

Abstract

This article examines the signal integrity problem arising due to resistive drop, inductive noise and electro- migration, causing voltage fluctuations known as supply noise in an integrated circuit. Insertion of decoupling capacitor is a commonly used technique for reducing the supply noise. In this article symbiotic organism search (SOS) algorithm is used to estimate the decap. Another relevant issue addressed is the distribution of the decap over the chip. To get the best possible results in the post-layout stage pruning technique is used for partitioning and particle swarm optimization (PSO) algorithm is applied in the floorplanning stage. The purpose of this work is to reduce the supply noise without much affecting other design parameters of the chip. Simulation results show that supply noise has been reduced by up to 74.07% and the decap budget has been reduced by up to 37.4%. This approach can be used for any system-on-chip.