Decimal Square Root: Algorithm and Hardware Implementation

Abstract

We propose a new digit recurrence decimal square root (DSR) design and provide its ASIC implementation. The interim square root digits are in $$[ {-5,5} ]$$[-5,5]. The proposed architecture generally follows that of a previous radix-10 divider. However, it provides novel solutions with regard to few DSR-specific challenges. For example, complex error analysis shows that only four (out of sixteen) digits of partial square root is sufficient to estimate partial remainders that are required for the more complicated square root digit selection. This design performs about 10 % faster and consumes 28 % less area than the previously reported ASIC digit recurrence decimal square rooter.