Abstract
Worst-case de design equations for resistance coupled transistor logic circuits are presented and discussed. A solution is chosen in a form which provides for setting switching transient times in advance of calculating the dc design. All constants are discussed, and the algebraic solution is obtained for values of the unknown resistors and voltages. A numerical example illustrates a typical design with five inputs and five outputs, using the type GT-759 transistor.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
