Abstract
The authors present a design for cycle saving hardware components that enable real-time operation of audio coder-decoders. To determine the key components of audio coding algorithms, the MPEG2 audio algorithm is analysed, which is an international standard and uses a mixture of several coding strategies. Through the analysis, some components are selected that significantly contribute to the total number of cycles, and corresponding hardware accelerators that complete assigned tasks in a single cycle are designed. By incorporating these accelerators, a simple processor can reduce the number of cycles for assigned tasks by up to 72.2%.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
