Abstract
This paper presents a technique using current-mode approach for a CMOS variable-gain low noise amplifier, emphasizing on low power consumption and low noise factor at 1.8 GHz using standard 0.18 /spl mu/m CMOS process. Rivaling classical designs in performance, this design has controllable gain range from 12.85 dB to 8.26 dB by varying current without changes in supply, V/sub dd/ as well as keeping noise factor minimum by introducing an additional capacitance. As a result, very low noise factor become possible at very low power consumption level through current-mode approach.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
