Abstract
AbstractA simple method to make cross sectional TEM samples of Si and GaAs semiconductor devices at specific device locations using electron beam (e-beam) lithography and reactive ion etching is described. The basic idea of this technique is to form pillar or line type patterns thin enough to be transparent to electron beams used in transmission electron microscopy. Since the entire process is conducted in the semiconductor fabrication facility, reliable samples were efficiently obtained within a short time without mechanical polishing or ion milling. High Resolution Electron Microscopy (HREM) images of SiGe and GaAs multilayer structures were obtained by this method. Using the alignment function of the e-beam lithography system, cross sectional TEM samples at specific locations of MOS transistors were obtained. The samples were thin enough to obtain HREM images of atomic level defects in the device.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
