Abstract

With the development of mobile communication and portable electronic devices, minimising the average power dissipation has become a primary concern for very large scale integrated (VLSI) circuit design. The authors map a circuit into a weighted acyclic graph (WAG), and propose a criterion for partitioning the WAG into two disjoint graphs with a minimum ratio-cut cost.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call