Abstract

Downscaling alone is not sufficient to sustain the development of CMOS devices, and further paradigm shifts are necessary. In this paper, we argue such a shift is possible and show through technology computer-aided design simulations that a symmetrically operating CMOS device pair may be built under a single gate structure by a surprisingly simple choice of device layout and channel engineering parameters. As a result, we predict that another seemingly fundamental CMOS architectural requirement, the need to build two separate MOSFETs with individual gate stacks, may be eliminated. We call this new architecture a complementary orthogonal stacked MOS (COSMOS), which places the n and p MOSFETs perpendicular to one another under a single gate, integrating them vertically, as well as laterally. We demonstrate how the device may be built, operated, and optimized for symmetric operation, as well as verifying logic NOT operation via three-dimensional device simulations. The COSMOS architecture would not only mean significant savings in the active device area of a conventional digital CMOS layout, but also reductions in RC device parasitics associated with building and wiring two sets of devices for a single Boolean output function.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.