Abstract
In data buses used for interconnecting the constituent parts of a computer system, contention can arise if two or more of the modules attempt to acquire control of the bus at the same time. The distributed parallel arbiter is a widely-used means of resolving this contention; it consists of a combinational logic network distributed among all the modules. The time taken for the network to settle is the sum of two components, one representing delays through circuit elements, and the second, propagation delays along bus lines. An earlier calculation of the second of these delays has been found to be incorrect because it took no account of the glitches caused by logic hazards and by the electrical properties of the bus lines—‘wired-OR’ glitches. These errors are corrected, revised expressions for the delay are given, and a method is proposed for improving the performance by bypassing the arbitration process unless contention is actually present.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: IEE Proceedings E Computers and Digital Techniques
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
