Abstract

With the rapid development of computer software and hardware technology, dynamic random access memory (Dynamic Random Access Memory) is limited by the defects of process and energy consumption, and can no longer meet the requirements of non-uniform memory access (Non Uniform Memory Access, NUMA) systems. Requirements for memory capacity and power consumption. Although the emergence of a new type of non-volatile memory (NVM) can avoid this defect, its read and write is not balanced and cannot be directly used as system memory. This paper first sorts out the development status of heterogeneous memory, and then establishes three heterogeneous schemes, namely hierarchical architecture, parallel architecture and hybrid architecture, and optimizes the three schemes from the aspects of memory management, page migration and hardware level. DRAM and NVM are efficiently integrated and managed to meet the needs of the current rapid development of memory.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.