Abstract
The effects of contact resistance on the performance of very-small-geometry, CML gates are investigated. Relationships among specific contact resistivity, logic swing, noise margin, and power consumption per gate are derived. From these relationships, it is shown that the principal design consequence of contact resistance is an increase in minimum power consumption per gate.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
