Abstract

The optimum use of the 3N code is presented to implement different classss of high-speed parallel multipliers with concurrent error detection capabilities. Different applications and architectures are considered: the main goals of our remarks on architectural design is the identification of structures at low cost in terms of silicon area and computation delay. To this purpose, we consider in particular multipliers with only one input coded.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.