Abstract

The major objective of this research is to obtain a better understanding of the interactions between the three domains of algorithm, architecture, and technology in the ASIC design environment through the development of a paradigm based on the architecture design of the IKS chip. This objective has been accomplished. Specifically, IC design knowledge has been organized into a conceptual framework. The process of deriving an architecture from an application algorithm has been formalized into an ASIC architecture design methodology. An architecture design paradigm based on an ASIC chip implementing the closed form IKS algorithm has been developed. Furthermore, the chip design has been documented in VHDL and its functionality has been verified by extensive VHDL simulations. The next section summarizes the salient results in these four areas. This is followed by a discussion of the implications of this work and future research issues.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.