Abstract
A conceptual design of a full acceptance detector (FAD) for the SSC is presented. The architecture and technological options for FAD are discussed.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have