Abstract

The design and optimization of the high-speed digital subscriber line (HDSL) need powerful computational strategies. Traditional techniques of distributing poles and zeros on Smith charts generally do not work. In the past, such approaches have lead to suboptimal designs for applications where the data capacity sought is considerably less than the Shannon capacity of the lines. Typical subscriber loops are less than perfect and for the current demands on the HDSL at T1/T2 and El rates every possible venue for the HDSL design needs to be investigated, if not exploited. In this Chapter, flexible computational techniques are presented that explore and optimize system components in view of the operating environment of the HDSL and/or the asymmetric digital subscriber line (ADSL) and inherent limitations of system components. The optimization occurs automatically by forcing the computer to track the effects of incremental changes of the subsystem performance (e.g., echo cancelers or equalizers), or the component values (Rs and Cs in the matching circuits) in context to the functional constraints of the (HDSL, ADSL, duplex, dual-duplex, triplex, etc.) line in conjunction with various subscriber loop environments (CSA loops, loops <18 kft., American, Australian, European, ANSI, ETSI, etc.)

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.