Abstract

Computer-aided circuit analysis techniques are utilized to predict the performance of individual CMOS cells and combinations of such cells which might be found in medium scale integrated circuits. The predictions include statistical variations, thermal effects, loading effects, and radiation effects including variations due to applied bias. Experimental data from tests conducted on devices from a special test wafer are compared to the predictions to provide verification of results.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.