Abstract
In this paper we propose a new method which combines the partial cancellation and differencing technique to achieve performance improvement and reduction in complexity, the proposed technique is named Multistage (DP-PIC) Detector. The simulation model for the proposed DP-PIC is implemented in floating and fixed point arithmetic. The simulation results illustrates that a partial cancellation factor of 0.7 and 0.8 in the first and second stage respectively gives a good performance for the proposed technique. A precision of 16-bit is enough to achieve a small performance degradation compared to floating point results. Finally the proposed fixed point DP-PIC is implemented on TMS320C6400 DSP simulator. The implementation results illustrate that 35% complexity reduction can be achieved compared with conventional PIC detection. Keywords: DS-CDMA, PIC, Complexity reduction, performance improvement.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
