Abstract
A Hardware Description Language at the Register Transfer Level (RTL) is used as the front end of a VLSI Design Automation system. The DA package includes several simulators and hardware compilation programs including a layout generation program. The layout program takes as input a library of cells consistant with the constructs of the hardware language. In this paper the DA package, cell library, and the compilation algorithm are described.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.