Abstract
The authors introduce a MOS circuit for the integrated implementation of pulse-coded competitive learning. They describe an autoadaptive synapse circuit for a pulse-coded competitive learning rule. The specific focus is upon an adaptive synapse cell which combines a capacitive analog storage element with subthreshold adaptation circuitry. The adaptation circuitry is designed to compensate for nonlinear device transconductance in the subthreshold operating region. The simulation results presented verify circuit operation in a 2-input-3-output competitive network. Accurate clustering of random training data was demonstrated. >
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
