Abstract
A single memory cell having both volatile memory (VM) and nonvolatile memory (NVM) functions with an independent asymmetric dual-gate structure is reported, as well as its programming methods. In the case of operating the device as a VM cell, a higher sensing margin is obtained, and an undesirable soft-programming issue is suppressed when a gate-induced drain leakage programming method is used. Additionally, the sensing margin and hold retention time of the VM operation are improved in a programmed state of the NVM function. These results indicate that the proposed device has potential for high-density embedded-memory applications.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
