Comparison Between Harmonic Distortion in Circular Gate and Conventional SOI nMOSFET Using 0.13 µm Partially-Depleted SOI CMOS Technology

Abstract

Harmonic distortion or Linearity is an important merit figure for low-power, low-voltage analog integrated circuit applications. This paper studies the Harmonic Distortion in Circular Gate SOI nMOSFET, using 0.13 µm Partially-Depleted SOI CMOS technology for analog applications. The drain/source asymmetric effects are considered in terms of drain current as a function of the gate and drain voltages. Circular gate SOI nMOSFET Harmonic Distortion comparisons with conventional (rectangular gate) partially-depleted SOI nMOSFET are performed, regarding the same effective channel length and width. This paper is based on experimental results. Integral Function Method (IFM) is used to determine the total harmonic distortion (THD) and third order harmonic distortion (HD3) in order to perform this work. It is observed that circular gate presents improved harmonic distortion as compared with rectangular gate SOI nMOSFETs, for the same effective channel length and width.