Abstract
This letter presents a compact switched capacitor multilevel inverter (CSCMLI) topology with reduced switch count and with self-voltage balancing and boosting ability. The operational mode of the proposed CSCMLI is discussed. A comparative analysis in terms of number of switches and blocking voltages is presented against recent switched capacitor multilevel inverter topologies. Further to enhance the quality of the output voltage, a new level shifted multicarrier pulsewidth modulation (PWM) technique is recommended. This modulation technique produces low THD and high rms voltage. The proposed modulation technique is implemented in the nine-level CSCMLI with single dc source and two capacitors. The simulated and experimental results are verified for a switching frequency of 50 Hz and 2.5 kHz using the proposed PWM control.
Sign-in/Register to access full text options 
Free) 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a call
