Abstract

Based on the measurement results of a 5 GHz CMOS radar microchip, it is shown that low power CMOS radar-on-chip integration can have high detection sensitivity despite the large flicker noise and phase noise contributions around the signal of interest. Key technologies to further increase the detection sensitivity will be discussed, including software configured DC offset calibration, noise suppression using tunable baseband bandwidth limiter, and special receiver architecture for flicker noise reduction. The applications of low-cost high-sensitivity on-chip radar will be focused on surveillance and reconnaissance, sensing through-wall radar, ground penetration radar, border monitoring, and moving target detection.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.