Abstract
The paper presents an efficient word coding algorithm for PAL-based programmable devices with have a strictly determined (constant) number of product terms attached to each individual output cell. The algorithm is used to determine the coding capacity of certain logic blocks included in a popular CPLD and FPGA. The work shows continuation of research presented in (Kania, 1998; Kania, 1999).
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
