Abstract

Code generation for embedded processors often encounters the problem of using complex instructions. The problems come from the heterogeneous register architecture of the embedded processors, small number of registers, and instructions with complex behaviors. In this paper we propose some techniques for using complex instructions. One of them is a simple technique to use MAC instruction (Modified Pattern Matching). The other two techniques are implemented in the Postpass Optimizer that optimizes the generated code with hardware loop instructions and post-increment or post-decrement addressing modes. Experimental results are also presented.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.