Abstract
Code compression techniques have been used widely in embedded systems to decrease the amount of storage resources needed or to decrease power consumption, and in some cases, to improve performance too. This paper evaluates, using cache models, the performance, power and cost benefits that code compression can provide in an instruction memory hierarchy. It also compares several important code compression schemes on a common platform and using a common set of benchmarks to gauge their effectiveness.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
