Abstract
This paper presents a novel CNFET-based design for three-input Exclusive-OR circuits as well as Full Adder cells for low-voltage and high frequency applications. These designs take advantage of high performance and low power consumption and have simple and symmetric structures. Comprehensive experiments are carried out to evaluate the performance of the proposed designs in various conditions. Simulations are performed using Synopsys HSPICE with 32 nm CMOS and 32 nm CNFET technologies. The simulation results demonstrate the superiority of the proposed structures in terms of speed, power consumption, and power-delay-product compared to other modern CMOS and CNFET-based Full Adder cells.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
