Abstract
In this study a simple approach for design of four terminal floating nullor (FTFN) is introduced and two new CMOS FTFN topologies are proposed using the approach from suitable CMOS negative current conveyor (CCII−) structures. The performance of the proposed circuits was tested by Pspice computer simulation program. The feasibility of the proposed circuits was shown on a current-mode band-pass filter example constructed using one of the proposed CMOS FTFN circuits. The simulation results are given to confirm the predicted theory.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.