Abstract
A CMOS four-quadrant multiplier using bias offset crosscoupled pairs is presented. Simulation results show that for a power supply of ±5 V, the linearity error is less than 1% over a ±2.5 V input range. The effect of mobility reduction is also analysed. The results will be useful in analogue signal processing applications.
Full Text 
Sign-in/Register to access full text options
Sign-in/Register to access full text options 
Published version (
Free)
Free) 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a call
