Abstract
A discrete time chaotic signal generator has been designed and fabricated in a 0.8 /spl mu/m single poly CMOS technology. The proposed chaotic circuit consists of sample-holds, opamps, a nonlinear function block and a two-phase clock generator. This paper examines numerical analysis for it's chaotic behavior including bifurcation, Lyapunov exponent and frequency spectra. Measurement of the fabricated chaotic chip is performed with a /spl plusmn/2.5 V power supply and clock frequency of 10 kHz. We confirmed that a discrete time chaotic signal is generated in specific input condition. Also, we obtained diverse chaotic behavior as expected from the numerical analysis.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
