Abstract
A circuit verification methodology for analogue CMOS IC design is presented. A diagnostic expert system in a feedback loop of the design system makes iterative improvements of the design until input performance specifications are satisfied. The system uses Horn clause knowledge representation and bidirectional inference mechanism with elements of hypothcsisation to make transistor sizes optimisations or to make topological changes within the circuit.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
