Characterization of Parasitic Bipolar Transistors in 45 nm Silicon-on-Insulator Technology

Abstract

This paper describes the importance of bipolar current gain and diode ideality factor to predictions of single-event circuit responses. It then reports on measurements of parasitic bipolar transistors in 45 nm Silicon-on-Insulator (SOI) technology, and adjustments to the simulation model to match the measurements.