Abstract
In this paper, a structured development of model and testing strategies for floating gate defect (FGD) are described. It is shown that by using proposed testing strategies, it is possible to reduce defect escapee and easier for defect model migration to different processes. The scopes of work discussed in this paper are focused on characterisation, model development and the detectability of the FGD which usually requires careful and accurate knowledge of the process parameters, including parasitic components of the circuit. The detectability of FGD in scaled down technologies and process variation is examined as well. Simulation results proved that the new developed model is simple yet reliable in FGD detection.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
