Abstract

Polycrystalline silicon (poly-Si) thin-film transistors (TFTs) with thin oxide/nitride (O/N) structures as gate dielectrics are fabricated. Various gate dielectrics, i.e., high-temperature thermal oxides with different thicknesses, low-pressu re chemical-vapor-deposited silicon nitrides, and different combinations of O/N structures with various thicknesses, are performed to study their effects on poly-Si TFTs. The effective carrier mobility of devices with thin gate oxides is several times larger than of those with thick gate oxides. However, the breakdown voltages of thin gate oxides are too low to satisfy the requirements of TFT applications. Silicon nitrides can be substituted because of the high breakdown voltage and the smooth dielectric/poly-Si interfaces. A problem in adopting silicon nitride is the large interface stress between the silicon nitride and the poly-Si. A thin thermal pad oxide beneath the silicon nitride is therefore grown to reduce the high interface stress. Finally, the equivalent oxide thickness effect of the O/N gate structures on the electrical characteristics of TFTs is systematically investigated.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.