Abstract
Carrier concentration profiles of both p-type and n-type bonded silicon-on-insulator (SOI) wafers are measured using spreading resistance analysis. A high-resistivity region is observed near the SOI/buried oxide (BOX) interface for the as-received wafers, irrespective of the conduction type. After the high-temperature annealing at about 1000 °C, the high-resistivity region disappears, and the interface region is inverted in p-type SOI and accumulated in n-type SOI. To interpret the results, carrier concentration profiles are theoretically calculated considering a fixed charge in the BOX and electronic states at the SOI/BOX interface. From comparison between the experimental and theoretical results, it is concluded that the SOI/BOX interfaces initially have interface state density of the order of 10 11 cm −2 eV −1, which is decreased to the order of 10 10 cm −2 eV −1 by the annealing.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
