Abstract

In order to make undergraduates master a hardware implementation of digital filters, we take the design of a parallel FIR digital low-pass filter as a teaching case, which can present the implementation method of digital filters combining Matlab and a hardware description language together. First, according to the task of the teaching case, the coefficients of FIR digital filter are determined by an FDATool application of Matlab. By normalization and quantization, the filter coefficients and sampled data are both converted from the floating-point data to the fixed-point data. The bit width of valid data bits of FIR filter outputs is determined in accordance with the rule of multiply accumulate operation of FPGAs. Then, we utilize Verilog HDL to implement a fast multiplier and the parallel FIR digital low-pass filter. Finally, we compare the filter outputs of FPGAs with the ones of Matlab, and analyze the reason. The case teaching method, which combines Matlab and FPGAs, is helpful to develop the hardware implementation ability of digital signal processing of undergraduates.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.