Abstract
The low-temperature annealing of phosphorus-diffused layers in silicon is described. The sheet resistance of the diffused layer is found to increase with time at temperatures of 450–800°C. Carrier profiles for slices which have reached an equilibrium value of sheet resistance indicate a substantial decrease in the surface concentration. An Arrhenius plot of this concentration gives a straight line with an activation energy of 0.33 eV. In addition to a decrease in surface concentration, anomalously fast diffusion near the junction causes a significant tail on the profile. A model is presented to account for these results.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.