Abstract
This paper presents a bus coding approach to minimize power while charging and discharging of node capacitances. Previous methods aim at reducing the transitions by encoding the data and adding redundant bits. The energy saved by the previous methods was constrained due to transition activity of the extra lines appended during encoding. This paper proposes a method for minimizing the energy dissipation due to the extra bits added due to encoding by modifying the existing schemes. Experimental results prove that the improvement in power saving by the proposed modification is significant. The encoder and decoder of various coding schemes has been designed using 130nm TSMC CMOS library and the power overhead has been reported.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
