Abstract

On-chip feature size scaling has aggravated the importance of crosstalk among interconnect lines. The effect of crosstalk on the delay of signals propagating along interconnect lines is investigated in this paper. It is shown that delay uncertainty is proportional to the amount of coupling among interconnect lines. A methodology to reduce delay uncertainty by increasing the size of interconnect buffers is presented. In addition, the effect of increasing buffer size on the power dissipation is discussed. A power efficiency metric is introduced that characterizes the trade off between the reduction in delay uncertainty and the increase in power dissipation.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.